Regviz

Microchip Technology /ATSAMD51G18A /PDEC /INTENCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/PDEC/INTENCLR#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (OVF)OVF 0 (ERR)ERR 0 (DIR)DIR 0 (VLC)VLC 0 (MC0)MC0 0 (MC1)MC1

Description

Interrupt Enable Clear

Fields

OVF

Overflow/Underflow Interrupt Disable
ERR

Error Interrupt Disable
DIR

Direction Interrupt Disable
VLC

Velocity Interrupt Disable
MC0

Channel 0 Compare Match Disable
MC1

Channel 1 Compare Match Disable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data